verilog-a
Python Automatic Device Model Synthesizer
Generates verilogA testbench (stimulus and waveforms) for verification of analog IPs (VLSI design)
A fast generative model for stochastic memory cells
