verilator
An abstraction library for interfacing EDA tools
Python/PyPI wrapper for Verilator
Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats
SystemVerilog Unit Test (SVUT)
Ease the Life of Verification Engineers by helping them to analyze and understand failing simulation faster
Tool to play with HDL (inspired by EdaPlayground)
