system-verilog
Control and Status Register map generator for HDL projects
Build tools for dau projects
An abstract language model of SystemVerilog (incl. Verilog) written in Python.
Cycle-accurate hardware simulator
