synthesizable
Library for generating synthesizable mixed-signal models for FPGA emulation
Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats
