synthesizable
Automatic generation of real number models from analog circuits
Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats
