synthesizable
Library for generating synthesizable mixed-signal models for FPGA emulation
Library for working with fixed-point numbers in SystemVerilog