Ṛta — deterministic SDC constraint intelligence for block-level VLSI design. Validate, generate, lint, convert and analyze timing constraints before STA, with clock intelligence, coverage, conflict detection, readiness scoring, diff, MMC and CI gates. 1,200+ tests, 119 rules, fully offline — no LLM.
748
1
0
