softcore
Verilog synthesis directly from idiomatic Python for numerical/DSP-heavy applications. Not an HDL.