cadence-virtuoso
A seamless python to Cadence Virtuoso Skill interface
Generates verilogA testbench (stimulus and waveforms) for verification of analog IPs (VLSI design)
Python SDK to run simulation on cadence and automate process.
Software and documentation views in Cadence Virtuoso
